

## Characteristics of Sn-2.5Ag flip chip solder joints under thermal shock test conditions<sup>†</sup>

Kyoung Chun Yang<sup>1</sup>, Seong Hyuk Lee<sup>2</sup>, Jong-Min Kim<sup>2</sup>, Young Ki Choi<sup>2</sup>,  
Dave F. Farson<sup>3</sup> and Young Eui Shin<sup>2,\*</sup>

<sup>1</sup>Graduate Student, School of Mechanical Engineering, Chung-Ang University, Seoul 156-756, Korea

<sup>2</sup>School of Mechanical Engineering, Chung-Ang University, Seoul 156-756, Korea

<sup>3</sup>Industry and System Engineering, Ohio State University, 224 Baker Systems Engineering

(Manuscript Received February 29, 2008; Revised August 29, 2008; Accepted November 27, 2008)

---

### Abstract

The interfacial reaction between Cu pad coated with Au/Ni and solder bump of flip chip package, using Sn97.5wt%-Ag2.5wt%, was studied under thermal shock stress. All joints were subjected to thermal shock test with -65°C/+150°C temperature range. For the Sn-2.5Ag solder, a scallop-like (Cu,Ni)<sub>6</sub>Sn<sub>5</sub> intermetallic compound was formed in the solder matrix after 20 cycles of thermal shock. (Cu,Ni)<sub>6</sub>Sn<sub>5</sub> was detached from the interface as (Ni,Cu)<sub>3</sub>Sn<sub>4</sub> grew underneath the (Cu,Ni)<sub>6</sub>Sn<sub>5</sub> IMC (Intermetallic Compound), whereas the elements of Sn, Ni and Cu were moved by interdiffusion at the interface between solder alloy and Cu pad. The composition of the IMCs in the solder joints and elemental distribution across the joint interfaces were quantitatively measured with EPMA (electron probe micro analysis). Finally, it was found that the crack initiation point and its propagation path could be influenced by the thermal shock conditions, two underfills, and their properties.

*Keywords:* Intermetallic compound; Lead-free solder; Flip chip; Reliability

---

### 1. Introduction

The rapid development of electronic devices requires highly integrated and reliable IC packaging systems such as ball grid array (BGA), chip scale package (CSP) and flip chip [1,2]. Flip chip technology involves the direct attachment of silicon chip face down onto printed circuit boards (PCBs) by solder joints. Solder joints are very important elements that provide electrical and mechanical connections between chips and PCBs. Solder bumped flip chip technology has many advantages. The short distance of flip chip interconnection provides quite good electrical performance and also has advantages of high density,

high I/Os, low coupling noise, and so on. Flip chip interconnections usually experience a wide range of temperature variations during the service life. The differences in coefficient of thermal expansion (CTE) between a chip and a PCB often lead to solder fatigue. In accelerated temperature cycling (ATC) reliability testing, fatigue failure of material and structures occurs due to the initiation and propagation of fatigue fractures under the action of repeated removal and reversal of applied load [3]. Hence, temperature cycling is an important reliability test to predict fatigue life during development of manufacturing processes and the service conditions [4].

Pb-Sn alloys are the dominant solders used in soldering because of good material properties and low cost, and they have been studied extensively for several decades. However, due to the toxicity of lead in the Sn-Pb system solders, the electronics industry has

<sup>†</sup> This paper was recommended for publication in revised form by Associate Editor Chongdu Cho

\* Corresponding author. Tel.: +82 2 820 5315, Fax.: +82 2 820 5315

E-mail address: shinyoun@cau.ac.kr.

© KSME & Springer 2009

moved to eliminate lead from solder alloys. Among the lead-free solder alloys [5], the Sn-containing binary and ternary alloy solders have been regarded as the most feasible solder alloy for replacing Sn-Pb solders. These lead-free solders are generally Sn-rich solders, which comprise more than 90wt% of Sn. In the case of Sn-rich solders on a Cu substrate,  $\text{Cu}_3\text{Sn}$  and  $\text{Cu}_6\text{Sn}_5$  intermetallic compounds (IMCs) are formed, and the solder joint reliability is more influenced by the chemical and mechanical properties of Sn compared with that in the case of Sn-Pb solders. The board level reliability is strongly affected by Ag content, especially the bump with Sn-Ag-Cu or Sn-rich (i.e. >90wt%) solders for area array packages such as BGAs and CSPs [6]. Electroplated Sn-3.5Ag solder bumps have been used for flip chip connections, and intermetallic compound formation such as  $\text{Ag}_3\text{Sn}$  in the Sn-Ag solder joints have been found to be one of the main factors to affect reliability [7].

In this paper, the characteristics of Sn-2.5Ag flip chip solder joints were experimentally discussed to examine the microstructure and mechanical properties.

## 2. Experimental details

Thermal shock testing was performed to investigate the effects of thermal cycling on lead-free (Sn97.5-Ag2.5wt%) flip chip solder bumps.

Fig. 1 shows a 0.2 mm pitch flip chip bump (bump height: 120  $\mu\text{m}$ ) with Ti/W under bump metallization




Fig. 1. (a) FE-SEM images of a Sn-2.5 Ag solder bump and (b) photographs of the substrate.

(UBM) and electroless Ni immersion gold (ENIG) surface pad finish that were investigated by using Sn-Ag solder.

A schematic diagram for the UBM is shown in Fig. 2. Daisy chained flip chips (5 mm x 5 mm units, 676 I/Os) were used for experiments. The flux used was Alpha 9154Q RMA type and the underfill for the assembly was Henkel Loctite Hysol CUF996-47(underfill 1) and 1050-42(underfill 2).

A separate test board was designed to perform the reliability testing. All pads on the board were non-solder mask defined and their average area, measured by optical microscopy (VHX-100: KEYENCE), was  $88.2 \times 88.2 \mu\text{m}^2$ . All boards were of two-sided construction and were made of 1.1 mm thick FR-4 material with OSP surface finish. The solder pads for electronic packages included a metal barrier layer to control the growth of the Cu-Sn intermetallic compounds. In recent years, electroless Ni/immersion Au (ENIG) has been used extensively as a Cu pad coating. The Ni layer is commonly used as barrier layer to Cu diffusion, and it also retards excessive growth of Cu-Sn intermetallic compounds between the solder and the copper. The outermost Au layer provides good wetting and oxidation protection to the underneath layer [8, 9]. Because all the Sn-rich alloys have higher melting point than Sn/Pb eutectic alloy, the reflow temperature is significantly higher when attaching flip chip packages to the substrate, which tends to cause delamination and cracking of packages.

Therefore, reflow soldering was done in a reflow machine which had seven temperature zones to reduce these failures. A number of ATC (accelerated test conditions) are currently used in the industry to evaluate the thermal reliability of solder joints. To evaluate the reliability under thermal shock conditions, the assembled samples were put into the thermal shock test chamber.

Fig. 3 depicts the assembled samples. The thermal shock test was executed according to the JESD22-




Fig. 2. Schematic diagram of TBGA assembly.

A104C. To emphasize thermomechanical stresses, the condition C ( $T_s(\text{min})$ -65°C,  $T_s(\text{max})$ +150°C), a short cycle with 15-minute dwell times, and less than 30 second ramp time was chosen as shown in Fig. 4. Testing was done by using an Espec TSE-11-A two-chamber environmental test cabinet. A multi-meter was used to monitor the continuity of electrical signals during the experiment. After completion of the test, cold mount epoxy resin was used to mount samples for mechanical polishing and microstructural observation. Solder was selectively etched with an etching solution consisting of 50 vol.% ortho-nitrophenol 50 vol.% NaOH to reveal the microstructure of the solder joints. The cross-sectioned samples were imaged by a field emission scanning electron microscope (FE-SEM). Element analysis was also done by using energy dispersive X-ray spectroscopy (EDS). Electron probe micro analysis (EPMA) was used for more accurate quantitative analysis.

### 3. Results and discussion

The flip chip assemblies experienced thermal strain due to CTE mismatch between the flip chip and PCB. To not only improve adhesion force but also release thermal strain at the interface between a Si chip and Cu pads, underfill materials could be used and they




Fig. 3. Photograph of assembled samples (a) without underfill and (b) with underfill.




Fig. 4. Temperature profile for thermal shock test.

play the role of relaxing the thermal stresses between the interface and the base materials [2, 10].

Fig. 5 compares the solder joint lifetimes without underfill and with two different underfill materials. Without underfill, the average lifetime of a solder joint was determined to be 15 to 20 thermal shock cycles, while with underfill(1) and underfill(2), the lifetime was much higher: 1,700 and 3,000 cycles, respectively. For underfills, no delamination was detected immediately after a number of thermal shock test cycles. It means underfill materials could play an important role in releasing thermal stress between interface and base materials; besides, life cycles could be affected by kinds of underfills as well as their properties. Generally, the board level reliability with underfill can be improved as the elastic modulus of underfill increases and CTE of underfill closes to the solder joint. With these optimized properties, improvements of the solder joint life time from 5 times to 20 times or even higher have been demonstrated [11, 12]. The chip constraint with underfill is enhanced, thus reducing shear on the solder joints, and the added gluing surface also reduces the tendency of the chip to curl [13]. Therefore, the board level reliability with underfill can be improved by at least these factors.

Fig. 6 illustrates FE-SEM images of solder joints without underfill after 20 cycles and with underfill after 3000 cycles. During thermal shock testing, the flip chip assemblies experienced thermal strain due to CTE mismatch between the flip chip and PCB. The CTE mismatch caused thermomechanical fatigue and creep and microstructural coarsening. Cracks were initiated very close to the solder/IMC interface, and they propagated through the solder interconnect.

The hardness and elastic modulus of the IMCs formed at the interface are known to be higher than those of the SnAgCu solder alloy [14, 15]. Therefore,





Fig. 5. Summary of average solder joint life times with and without underfill.


the weakest link in the joint and the location of failure was the solder material. As shown in Fig 6(b), crack initiation could be observed at the edge of the solder joint. In thermal cycling reliability testing, stress concentration usually occurs at the edge (especially at the outermost edge) of the solder joint. The solder joints are sealed hermetically from the environment by underfill material. Therefore, the lifetime of solder joint with underfill can be improved, as the avoidance of oxidation at the crack tip retards crack growth. Also, with an elastic modulus close to that of solder, the underfill forms a quasi-continuum with the solder joints, thus reducing the stress riser associated with the sharp angle made by the joint profile at the chip and substrate interfaces [13].

Figs. 6(a) and 6(b) compare different crack modes between IMCs and pads for joints without underfill and with underfill material.

A crack was initiated at the interface between IMCs and Ni layer in both cases, but propagation was along the solder-pad interface when no underfill was used.



(a)



(b)

Fig. 6. Cross-sectional views of a solder joint (a) without underfill (20 cycles) and (b) with underfill (3000 cycles).

It might be explained by early failure from the thermal shock test due to harsh condition. The flip chip solder joint undergoes nonisothermal aging during thermal shock testing, and the stress could be relaxed by the formation of an intermetallic compound layer. Hence, the interfacial reaction at the solder bump was analyzed. Figs. 7 and 8 show FE-SEM images of the interfacial reactions between electroplated Ni/Au/Cu pad and Sn-2.5Ag bump after 20 cycles and 3000 thermal shock cycles.

According to earlier researchers [14–16], the top-most Au layer dissolves into the solder immediately during the reflow soldering, forming a randomly distributed  $\text{AuSn}_4$  compound. The intermetallics formed at the Sn/Cu interface are  $\text{Cu}_6\text{Sn}_5$  and  $\text{Cu}_3\text{Sn}$ . During reflow, Ni diffused into the liquid Sn-Ag solder and interfacial reactions between Cu and Sn formed the intermetallic compounds  $(\text{Cu,Ni})_6\text{Sn}_5$  as shown in Figs. 7 and 8 [17, 18].

In addition, the spalling behavior of  $(\text{Cu,Ni})_6\text{Sn}_5$  and the change of IMCs morphology from a columnar type to a planar type could be observed as shown in




Fig. 7. Cross-sectional view at the solder bump/pad after thermal shock 20 cycles.




Fig. 8. Cross-sectional view at the solder bump/pad after thermal shock 3000 cycles.




Fig. 9. EPMA element mapping of the Sn-2.5Ag solder joint after thermal shock 20 cycles.




Fig. 10. EPMA element mapping of the Sn-2.5Ag solder joint after thermal shock 3000 cycles.

Fig. 8. These spheroid grains, which are driven by lower surface and interfacial energies in conservative ripening, can detach easily from its UBM and migrate into the solder [19]. Because of high cyclic shear stresses and strains induced during thermal cycling, together with the transformation of these spheroids, the  $(\text{Cu,Ni})_6\text{Sn}_5$  IMC grains were spalled from the interface easily [20]. For more accurate analysis, EPMA was conducted at the solder joint. Fig. 9 and Fig. 10 show EPMA element mapping results of the Sn-2.5Ag solder joint after 20 cycles and 3000 thermal shock cycles, respectively. As shown in the result, the IMCs formed after reflow soldering continue to grow by interdiffusion between the solder and substrate.

In Fig. 10, continued reaction occurred between the Au/Ni/Cu pad and solder during thermal cycling aging.  $(\text{Cu,Ni})_6\text{Sn}_5$  and  $\text{Ag}_3\text{Sn}$  were formed on the solder side of the interface and  $(\text{Ni,Cu})_3\text{Sn}_4$  grew between  $(\text{Cu,Ni})_6\text{Sn}_5$  and the Cu pad.  $(\text{Cu,Ni})_6\text{Sn}_5$  was detached from the interface as  $(\text{Ni,Cu})_3\text{Sn}_4$  grew underneath the  $(\text{Cu,Ni})_6\text{Sn}_5$  IMC. However, after 20 cycles of thermal shock test, the  $(\text{Ni,Cu})_3\text{Sn}_4$  layer had not grown enough to be observed.

#### 4. Conclusions

The characteristics of Sn-2.5Ag flip chip solder

joints were experimentally discussed to examine the microstructure and mechanical properties.

Thermal shock testing was conducted on flip chip solder joints made by using Sn-2.5Ag solder alloy. The Sn-2.5Ag binary solder alloy was reflow soldered onto immersion Au/electroless Ni/Cu pads. The observed failure mode under thermal shock test with underfilled sample was fatigue cracks initiated from the corner of the solder joint at the substrate side. Cracks propagated through the solder bump differently for sample with and without underfill. The different crack mode might be explained by early failure due to the harsh conditions of the thermal shock test. During thermal cycling, continued diffusion and reactions occurred between the Au/Ni/Cu pad and the solder materials.  $(\text{Cu,Ni})_6\text{Sn}_5$  and  $\text{Ag}_3\text{Sn}$  were formed on the solder side and  $(\text{Ni,Cu})_3\text{Sn}_4$  grew between  $(\text{Cu,Ni})_6\text{Sn}_5$  and Cu pad. Spalling behavior of  $(\text{Cu,Ni})_6\text{Sn}_5$ , the columnar morphology of IMCs changed to a planar type, was also observed. Finally, it was found that the crack initiation point and its propagation path could be influenced by thermal shock conditions, two kinds of underfill, and their properties.

#### Acknowledgments

The authors gratefully acknowledge the financial support from Seoul R&BD Program(10890), Korea. In addition, this research was partially supported by the Chung-Ang University Excellent Researcher Grant in 2008.

#### References

- [1] R. R. Tummala, *Fundamentals of Microsystems Packaging*, McGraw-Hill, New York, USA, (2001).
- [2] J. H. Lau and Y. H. Pao, *Solder Joint Reliability of BGA, CSP, Flip Chip and Fine Pitch SMT Assemblies*, Prentice Hall, New York, USA, (1997).
- [3] H. J. Albrecht, Board level reliability of lead-free soldered interconnections, *Proc. of International SMTA*
- [4] C. Basaran and R. Chandaroy, Finite element simulation of the temperature cycling tests, *IEEE Trans. Components Hybrids Manufacturing Technology*, 20 (4) (1997) 530-536.
- [5] M. Abtew and G. Selvaduray, Lead-free solders in microelectronics, *Materials Science and Engineering R*, 27 (5-6) (2000) 95-141.

- [6] D. Suh, D. W. Kim, P. Liu, H. kim, J. A. Weninger, C. M. Kumar, A. Prasad, B. W. Grimsley and H. B. Tejada, Effects of Ag content on fracture resistance of Sn–Ag–Cu lead-free solders under high-strain rate conditions, *Materials Science and Engineering A*, 460–461 (2007) 595–603.
- [7] S. Y. Jang, J. Wolf, W. S. Kwon and K. W. Paik, UBM (Under Bump Metallization) study for Pb-free electroplating bumping : interface reaction and electromigration, *Proc. Electronic Components and Technology Conference*, San Diego, California, USA (2002) 1213–1220.
- [8] C. E. Ho, S. Y. Tsai and C. R. Kao, Reaction of solder with Ni/Au metallization for electronic packages during reflow soldering, *IEEE Trans. on Advanced Packaging*, 24 (4) (2001) 493–498.
- [9] K. Zeng, V. Vuorinen and J. K. Kivilahti, Interfacial reactions between lead-free SnAgCu solder and Ni(P) surface finish on printed circuit boards,” *IEEE Trans. on Electronics Packaging Manufacturing*, 25 (3) (2002) 162–167.
- [10] J. M. Kim, D. F. Farson and Y. E. Shin, Improvement of board level reliability for BGA solder joints using underfill, *Materials Trans.*, 44 (10) (2003) 2175–2179.
- [11] D. Suryanarayana, R. Hsaio, T. P. Gall and J. M. McCreary, Enhancement of flip-chip fatigue life by encapsulation, *IEEE Trans. Components Hybrids Manufacturing Technology*, 14 (1) (1991) 218–223.
- [12] D. W. Wang and K. I. Papatomas, Encapsulant for fatigue life enhancement of controlled-collapse chip connection (C4), *IEEE Trans. Components Hybrids Manufacturing Technology*, 16 (8) (1993) 863–867.
- [13] R. R. Tummala, E. J. Rymaszewski and A. G. Klopfenstein, *Microelectronics Packaging Handbook*, Second Ed. Chapman & Hall, New York, USA, (1997).
- [14] D. Z. Li, C. Q. Liu and P. P. Conway, Characteristics of intermetallics and micromechanical properties during thermal ageing of Sn-Ag-Cu flip-chip solder interconnects, *Material Science and Engineering: A*, 391 (1-2) (2005) 95–103.
- [15] X. Deng, N. Chawla, K. K. Chawla and M. Koopman, Deformation behavior of (Cu,Ag)-Sn intermetallics by nanoindentation, *Acta Materialia*, 52 (14) (2004) 4291–4303.
- [16] J. Y. Park, C. W. Yang, J. S. Ha, C. U. Kim, E. J. Kwon, S. B. Jung and C. S. Kang, Investigation of interfacial reaction between Sn-Ag eutectic solder and Au/Ni/Cu/Ti thin film metallization, *Journal of Electronic Materials*, 30 (9) (2001) 1165–1170.
- [17] C. M. Liu, C. E. Ho, W. T. Chen and C. R. Kao, Reflow soldering and isothermal solid-state aging of Sn-Ag eutectic solder on Au/Ni surface finish, *Journal of Electronic Materials*, 30 (9) (2001) 1152–1156.
- [18] J. Y. Tsai, Y. C. Hu, C. M. Tsai and C. R. Kao, A study on the reaction between Cu and Sn<sub>3.5</sub>Ag solder doped with small amounts of Ni, *Journal of Electronic Materials*, 32 (11) (2003) 1203–1208.
- [19] K. N. Tu, A. M. Gusak and M. Li, Physics and materials challenges for lead-free solders, *Journal of Applied Physics*, 93(3) (2003) 1335–1353.
- [20] J. W. R. Teo, Thermal cycling aging effect on the reliability and morphological evolution of SnAgCu solder joints, *IEEE Trans. On Electronics Packaging Manufacturing*, 30 (4) (2007) 279–284.



**Kyoung Chun Yang** received his B.E. and M.E. degrees in Mechanical Engineering from Chung-Ang University, Korea, in 2006 and 2008, respectively. His research interests include reliability in electronic packages, micro joints evaluation, advanced IC packaging/assembly technologies.



**Seong Hyuk Lee** received his Ph. D. degree in Mechanical Engineering from Chung-Ang University, Korea, in 1999. Dr. Lee is currently an Associate Professor at the School of Mechanical Engineering of Chung-Ang University in Seoul, Korea. His research interests are mainly in the micro/nanoscale energy conversion and transport, the computational physics associated with thin film optics, and thermal and fluid engineering.



**Jong-Min Kim** received his B.E. and M.E. degrees in Mechanical Engineering from Chung-Ang University, Korea, in 1997 and 1999, respectively. He then received his Ph.D. degree in Manufacturing Science from Osaka University, Japan, in 2002. Dr. Kim is currently an Associate Professor at the School of Mechanical Engineering at Chung-Ang University in Seoul, Korea. He has been mainly engaged in the fields of the interconnection & packaging technology in microelectronics and the intelligent assembly process in micro/nano systems.



**Young Ki Choi** received his B.E. and M.E. degrees in Mechanical Engineering from Seoul National University, Korea, in 1978 and 1980, respectively. He then received his Ph.D. degree in Manufacturing Science from Univ. of California, Berkeley, U.S.A., in 1986. Dr. Choi is currently a Professor at the School of Mechanical Engineering at Chung-Ang University in Seoul, Korea. He has been mainly engaged in the fields of the heat transfer in micro-nano systems and the numerical analysis of the heat transfer system.



**Dave F. Farson** received B.S. and M.S. degrees in Welding Engineering and Ph.D. degree in Electrical Engineering from The Ohio State University in 1987. He worked at Westinghouse R&D and Applied Research Laboratory at Penn State University before returning Ohio State University in 1995, where he is currently an Associate Professor in the Department of Integrated Systems Engineering. He is a past-president and Fellow of the Laser Institute of America and was co-editor of its Handbook of Laser Materials Processing. He is also active in the American Welding Society. He does research in laser materials processes and materials joining for a range of applications including biomedical and electronics device fabrication.



**Young Eui Shin** received his B.E. degree Mechanical Engineering from Chung-Ang University in Korea, and M.S and Ph.D degrees from Nihon Univ. and Osaka Univ. in 1985 and 1992 respectively. He worked as principal researcher in the Technical central lab of Daewoo Heavy industry from 1985 to 1988, and as a chief researcher in Technical Center of Samsung Electronics from 1992 to 1994. At present, he is a Professor at the School of Mechanical Engineering, Chung-Ang Univ., in Korea. He is also working as President, Korea Micro Joining Association. He has been mainly engaged in eco friendly materials application for micro system packaging and reliability evaluation for micro joints.